← Back to work
Works cited by this work
20 works
Work: Investigation of Ways of Synthesizing Concurrent Error-Detection Circuits Based on Boolean Signal Correction Using Uniform Separable Codes
Self-dual parity checking-A new method for on-line testing
V.V. Saposhnikov, А. Л. Дмитриев, M. Goessel +1
Article200212 citationsABIHidden Fault Analysis of FPGA Projects for Critical Applications
Oleksandr Drozd, Ihor Perebeinos, Oleksandr Martynyuk +3
Article20208 citationsABILogic Complement, a New Method of Checking the Combinational Circuits
M. Gessel', Alexandre V. Morozov, Vladimir Sapozhnikov +1
Article20034 citationsABIChecking Combinational Circuits by the Method of Logic Complement
M. Goessel, Alexandre V. Morozov, Vladimir Sapozhnikov +1
Article20054 citationsABICICADA: A New Tool to Design Circuits with Correction and Detection Abilities
A. L. Stempkovsky, T.D. Zhukova, Dmitry Telpukhov +1
Article20214 citationsABINew self-checking circuits by use of Berger-codes
Alexandre V. Morozov, V.V. Saposhnikov, V.V. Saposhnikov +1
Article20023 citationsABIWhich concurrent error detection scheme to choose ?
Subhasish Mitra, E.J. McCluskey
Article20023 citationsABIParity driven reconfigurable duplex system
Jaroslav Borecký, Martin Kohlík, Hana Kubátová
Article20173 citationsABI