Skip to main content
Chapter

Modeling and Analysis of Positive Feedback Adiabatic Logic CMOS-Based 2:1 Mux and Full Adder and Its Power Dissipation Consideration

Manvinder SharmaPankaj PaltaDigvijay PandeyDepartment of Technical Education, IET, Dr. A. P. J. Abdul Kalam Technical University, Lucknow, Uttar Pradesh, IndiaSumeet GoyalBinay Kumar PandeyDepartment of IT, College of Technology, Govind Ballabh Pant University of Agriculture and Technology, Pantnagar, Uttarakhand, IndiaVinay Kumar Nassa
2022en
ABI

Abstract

No abstract available.

Identifiers

Citations and references

Cited by 90 references