Asosiy kontentga oʻtish
Maqola

Secure Communication in Wireless Sensor Networks Using Ascon Lightweight Cryptography

Kuldashbay AvazovDepartment of Computer Engineering , Gachon University , Seongnam , Republic of KoreaJasur SevinovTashkent State University of EconomicsKomil TashevDepartment of Computer Systems , Tashkent University of Information Technologies Named after Muhammad Al-Khwarizmi , Tashkent , UzbekistanJamila ArzievaDepartment of Applied Mathematics and Computer Science , Karakalpak State University , Nukus , UzbekistanTulkin BotirovDepartment of Automation and Control , Navoi State University of Mining and Technologies , Navoi , UzbekistanAlpamis KutlimuratovDepartment of Applied Informatics , Kimyo International University in Tashkent , Tashkent , UzbekistanAkmalbek AbdusalomovBoburjon VafoevDepartment of Digital Economy , Tashkent State University of Economics , Tashkent , UzbekistanYoung Im ChoDepartment of Computer Engineering , Gachon University , Seongnam , Republic of Korea
2026en
ABI

Annotatsiya

Wireless sensor networks (WSNs) and Internet of Things (IoT) systems require lightweight cryptographic primitives that provide strong security under strict constraints on area, latency, and timing predictability.Ascon, selected by National Institute of Standards and Technology (NIST) as the standard for lightweight authenticated encryption, is well suited for such environments, yet application-oriented hardware implementations for WSN platforms remain underexplored.This paper presents a comprehensive evaluation of field programmable gate array (FPGA)-based Ascon architectures for secure WSN and IoT deployments, using iterative design with single permutation round and hybrid design with two-round unrolling across two FPGA classes.Implementations on Kintex UltraScale and Artix-7 devices achieve sub-microsecond deterministic latency, operating frequencies up to 273 MHz, and throughput (TP) between 300 and 620 Mbps, with resource usage as low as 1794 look-up tables (LUTs).A detailed hardware-to-hardware comparison with existing FPGA and application-specific integrated circuit (ASIC) implementations demonstrates the efficiency and design-space positioning of the proposed architectures.Application-level analysis, based on full multi-block cycle counts for 128-byte WSN-typical packets, shows support for hundreds of thousands of encrypted packets per second, exceeding the requirements of practical sensor-network workloads.The measured sub-microsecond latency and high TP demonstrate that the proposed architectures are well aligned with the performance and timing requirements of practical WSN and IoT deployments.

Hali tarjima qilinmagan

Identifikatorlar

Iqtiboslar va manbalar

0 ta iqtibos0 ta foydalanilgan manba