Skip to main content
Article

Performance optimization of nanoscale junctionless transistors through varying device design parameters for ultra-low power logic applications

Debapriya Basu RoyInstitute of Radio Physics and Electronics, University of Calcutta, 92 Acharya Prafulla Chandra Road, Kolkata 700009, IndiaAbhijit BiswasInstitute of Radio Physics and Electronics, University of Calcutta, 92 Acharya Prafulla Chandra Road, Kolkata 700009, India
2016en
ABI

Abstract

No abstract available.

Identifiers

Citations and references

Cited by 20 references