Skip to main content
← Back to work

Works citing this work

2 works

Work: Performance optimization of nanoscale junctionless transistors through varying device design parameters for ultra-low power logic applications