← Назад к работе
Работы, на которые ссылается эта работа
Работ: 24
Работа: Novel Methods for Synthesizing Self-Checking Combinational Circuits by Means of Boolean Signal Correction and Polynomial Codes
Self‐Checking Combinational Circuits with UnidirectionallyIndependent Outputs
A. Morosow, V.V. Saposhnikov, V.V. Saposhnikov +1
Статья1998Цитирований: 10ABIHidden Fault Analysis of FPGA Projects for Critical Applications
Oleksandr Drozd, Ihor Perebeinos, Oleksandr Martynyuk +3
Статья2020Цитирований: 8ABISelf‐checking Synchronous FSM Network Design with Low Overhead
A. Matrosova, Ilya Levin, S. Ostanin
Статья1999Цитирований: 8ABISelf-checking combinational circuit design for single and unidirectional multibit error
Статья1994Цитирований: 6ABISequential circuit design using synthesis and optimization
Ellen Sentovich, K.J. Singh, Cho W. Moon +3
Статья2003Цитирований: 6ABILogic Complement, a New Method of Checking the Combinational Circuits
M. Gessel', Alexandre V. Morozov, Vladimir Sapozhnikov +1
Статья2003Цитирований: 4ABIChecking Combinational Circuits by the Method of Logic Complement
M. Goessel, Alexandre V. Morozov, Vladimir Sapozhnikov +1
Статья2005Цитирований: 4ABIA New Design Method for Self-Checking Unidirectional Combinational Circuits
V.V. Saposhnikov, A. Morosov, V.V. Saposhnikov +1
Статья1998Цитирований: 4ABINew self-checking circuits by use of Berger-codes
Alexandre V. Morozov, V.V. Saposhnikov, V.V. Saposhnikov +1
Статья2002Цитирований: 3ABIGeneric Soft-Error Detection and Correction for Concurrent Data Structures
Christoph Borchert, Horst Schirmeier, Olaf Spinczyk
Статья2015Цитирований: 2ABIScheme for periodical concurrent fault detection in parallel CRC circuits
Jie Li, Shanshan Liu, Pedro Reviriego +2
Статья2019Цитирований: 2ABIThe Fault Tolerant Černý Finite State Machine: a Concept and VHDL Models
Vyacheslav Kharchenko, Sergey F. Tyurin, Herman Fesenko +1
Статья2021Цитирований: 2ABI